REMARKS/ARGUMENTS

Reconsideration of the application is requested.

Claims 1-7 remain in the application.

In item 2 on page 2 of the above-identified Office action, the drawings have been objected to under 37 CFR 1.83(a) as failing to show details of the sequence controller (6 in Fig. 1) connected to the asynchronous circuit for generating the first control clock signal and the second clock signal in dependence on a duration required for the data to be processed in the asynchronous circuit as described in the specification.

Fig. 3 has been added. The functional elements of Fig. 3 can be derived from the specification. It is described on page 11, lines 3-8 that if the sequence controller 6 recognizes from the input data B that the asynchronous circuit will take a comparatively long time, it switches off the control clock C1 by putting the control signal W into an active state. The monitoring of the processing data duration of the asynchronous circuit is performed by the monitoring circuit 61 of Fig. 3. The signal W is set to an active or inactive state by the W-signal generation circuit 62. On page 11, lines 20-26, it is described that if the data have been completely processed in the asynchronous circuit, a clock pulse is generated in the

Applic. No.: 10/033,123

Amdt. Dated November 4, 2003

Reply to Office action of August 4, 2003

form of the control clock signal C2 for the output register circuit 5. This operation is performed by the monitoring circuit 61 of Fig. 3. If the monitoring circuit 61 detects that the data in the asynchronous circuit are completely processed, it switches on the switch 63. As a result the clock pulse CK is transferred in the form of the clock signal C2 to the output register circuit.

In item 4 on page 3 of the above-identified Office action, claims 1-7 have been rejected as being indefinite under 35.

U.S.C. § 112, first paragraph, as failing to comply with the enablement requirement, namely as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

More specifically, the Examiner has stated that the limitation "said sequence controller connected to said asynchronous circuit for generating the first control clock signal and the second control clock signal in dependence on a duration required for the data to be processed in said asynchronous circuit" in claim 1 has not been enabled in the specification.

Applic. No.: 10/033,123 Amdt. Dated November 4, 2003

Reply to Office action of August 4, 2003

Support for this limitation may be found, for example, on page 10, lines 10-18 and page 11, lines 3-8 and lines 20-24 of the Specification of the instant application.

It is described on page 10, lines 10-18 that the terminal for the clock signal CK is connected to the synchronous circuit 2, and in addition, the terminal for the clock signal CK is connected to the terminal for the clock signal C1 via the switch 7. The switch 7 can be controlled by the sequence controller 6 that is connected to the asynchronous circuit 3. The sequence controller 6 generates a control signal W for controlling the switch 7 and, in addition, generates the control clock signal C2 for controlling the output register circuit 5.

The operation of the sequence controller is described, for example, on page 11, lines 3-8 and page 11, lines 20-24. In these passages, it is described that if the sequence controller 6 recognizes from the input data B, for example from a command, that the data processing in the asynchronous circuit will take a comparatively long time, it switches off the control clock signal C1 for the input register circuit 4. Once the data have been completely processed in the

asynchronous circuit 3, a clock pulse is generated in the form

of the control clock signal C2 for the output register circuit

Applic. No.: 10/033,123

Amdt. Dated November 4, 2003

Reply to Office action of August 4, 2003

5. Therefore, it is believed the above-mentioned limitation of claim 1 regarding the sequence controller is clearly described in the specification. The limitations in claims 6-7 are also clearly described in the specification.

It is accordingly believed that the claims meet the requirements of 35 U.S.C. § 112, first paragraph. Should the Examiner find any further objectionable items, counsel would appreciate a telephone call during which the matter may be resolved.

In view of the foregoing, reconsideration and allowance of claims 1-7 are solicited.

In the event the Examiner should still find any of the claims to be unpatentable, counsel would appreciate a telephone call so that, if possible, patentable language can be worked out.

If an extension of time for this paper is required, petition for extension is herewith made. Please charge any fees which might be due with respect to Sections 1.16 and 1.17 to the

Applic. No.: 10/033,123

Amdt. Dated November 4, 2003

Reply to Office action of August 4, 2003

Deposit Account of Lerner and Greenberg, P.A., No. 12-1099.

Respectfully submitted,

LAURENCE A. GREENBERG REG. NO. 29,308

For applicants

YHC:cgm

November 4, 2003

Lerner and Greenberg, P.A.

Post Office Box 2480

Hollywood, FL 33022-2480

Tel: (954) 925-1100 Fax: (954) 925-1101